

(19)

(11) Publication number:

09162313 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 07322107

(51) Int'l. Cl.: H01L 21/8247 H01L 29/788 H01L 29/792 G11C
16/06 H01L 27/115

(22) Application date: 12.12.95

(30) Priority:

(43) Date of application
publication: 20.06.97(84) Designated contracting
states:

(71) Applicant: ROHM CO LTD

(72) Inventor: MURAMOTO ATSUSHI


(74) Representative:

**(54) NONVOLATILE
SEMICONDUCTOR MEMORY
DEVICE AND ITS USE**

(57) Abstract:

PROBLEM TO BE SOLVED: To prevent characteristic deterioration of a gate oxide film due to hot holes produced at the time of erasing.

SOLUTION: In a restoring voltage generation circuit 13 connected to a source region 3, pulse voltage 5V is applied in an initial state of erasing and when erasing proceeds, stepwise higher voltages 10V, 12V of the pulse voltage are applied. In the initial state of erasing a difference in voltage between a floating gate electrode 5 and the source region 3 reduces, hot holes are hardly produced. And, when erasing proceeds and the difference in voltage between the floating gate electrode 5 and the source region 3 decreases, the pulse voltage to be applied is raised by that portion. Thereby, electrons can be drawn until a desired threshold voltage is reached.



COPYRIGHT: (C)1997,JPO